Lattice Sentry PLD Interface IP Core -Lattice Propel Builder User Guide

2022-02-14
●Introduction
■The Lattice Semiconductor Customer Programmable Logic Device(PLD) Interface IP implements a register interface, which is used by firmware to send and receive messages to and from the customer's control PLD logic to request system control actions and check status. This user guide defines the hardware and register interface for the firmware and the hardware interface to the customer's logic.
●Features
■The key features of the Lattice Sentry Customer PLD IP are:
▲Implements a bidirectional mailbox mechanism for sending small(8-bit) messages to the customer PLD logic and receiving messages from the customer PLD logic
▲Supports either AMBA 3 APB Protocol v1.0 or AHB-lite Protocol for CPU access

Lattice

MachXO2MachXO3MachXO3DMach-NXCrossLink-NXCertus-NX

More

Part#

Design SoftwareFPGA

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

April 2021

Revision 1.2

FPGA-IPUG-02106-1.2

808 KB

- The full preview is over. If you want to read the whole 16 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: