Lattice Sentry PLD Interface IP Core -Lattice Propel Builder User Guide
■The Lattice Semiconductor Customer Programmable Logic Device(PLD) Interface IP implements a register interface, which is used by firmware to send and receive messages to and from the customer's control PLD logic to request system control actions and check status. This user guide defines the hardware and register interface for the firmware and the hardware interface to the customer's logic.
●Features
■The key features of the Lattice Sentry Customer PLD IP are:
▲Implements a bidirectional mailbox mechanism for sending small(8-bit) messages to the customer PLD logic and receiving messages from the customer PLD logic
▲Supports either AMBA 3 APB Protocol v1.0 or AHB-lite Protocol for CPU access
MachXO2 、 MachXO3 、 MachXO3D 、 Mach-NX 、 CrossLink-NX 、 Certus-NX |
|
|
|
User's Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
April 2021 |
|
Revision 1.2 |
|
FPGA-IPUG-02106-1.2 |
|
808 KB |
- +1 Like
- Add to Favorites
Recommend
- Why GaN in Space?
- Innoscience Built The First World-class 8-inch Wafer FAB with Gold-free and CMOS Compatible Process
- Two kinds of structure of unit in SiC power MOSFET: plane structure and groove structure
- Successful Demonstration of Next-Gen Ka-band Rx Beamforming IC Portfolio with 1.5dB NF LNA
- Futureway Has Developed a Variety of Silicone Solutions for Battery Pack
- UnitedSiC Rediscovers The Perfect Switch with SiC FETs
- These Kinds of MOS Tubes “Breakdown“, How Many Do You Know?
- Low-Frequency Noise Modeling When Quantum Chips Are Getting Noiser
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.