MachXO2 sysCLOCK PLL Design and Usage Guide Technical Note

2021-12-10
●Introduction
■The MachXO2™ devices support a variety of I/O interfaces such as display interfaces (7:1 LVDS) and memory interfaces(LPDDR, DDR, DDR2). In order to support applications which use these interfaces, the MachXO2 device architecture has been designed to include advanced clocking features that are typically found in higher density FPGAs. These features provided designers the ability to synthesize clocks, minimize clock skew, improve performance and manage power consumption.
■This technical note describes the clock resources available in the MachXO2 devices. Details are provided for primary clocks, edge clocks, clock dividers, sysCLOCK™ PLLs, DCC elements, the secondary high fan-out nets, and the internal oscillator available in the MachXO2 device.

Lattice

MachXO2

More

Part#

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

September 2021

Revision 2.9

NoteFPGA-TN-02157-2.9

1.5 MB

- The full preview is over. If you want to read the whole 66 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: