MachXO2 Soft I2C Slave with Clock Stretching Reference Design User Guide
■The primary purpose of this Reference Design is to provide a form, fit and function equivalent, “drop-in” module to replace the Lattice MachXO2 hard I²C core in user designs which require Clock-Stretching support. This reference design has been engineered to require little or no modification to pre-existing WISHBONE bus control logic, and to provide pin-for-pin hook-up. The reference design utilizes ‘soft’ LUT resources instead of ‘hard’ logic. As this design consumes additional fabric resources, it can impact timing closure and/or design routability is certain designs. Please refer to Port List, Register Definitions, and Resource Utilization sections for more details.
■I²C Clock-Stretching is an optional flow-control mechanism in the I2C specification. A slave device can use clockstretching to force a pause in an I²C transaction by holding the SCL line low (‘0’). The I²C Master is prevented from continuing the transaction until the slave releases SCL. The MachXO2 hard I2C block does not operate reliably when clock-stretching is enabled. See References section for additional information on I²C bus operation.
|
|
|
|
User's Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
November 2019 |
|
|
Revision 1.2 |
|
|
FPGA-RD-02092-1.2 |
|
|
1.1 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
