Si5381/82 Data Sheet

2020-05-15
The Si5381/82 is an ultra high performance wireless jitter attenuator with multiple

DSPLLs, optimized for wireless BBU (Baseband Unit) and DU (Distribution Unit) applications.

The industry’s first multi-PLL wireless jitter attenuator device is capable of

replacing multiple discrete, high performance, VCXO-based jitter attenuators with a

fully integrated single chip solution. The featured multi-PLL architecture supports independent

timing paths for Ethernet and CPRI (Common Public Radio Interface)

clock cleaning , and generates any low-jitter, general-purpose clocks. The fixed frequency

oscillator provides frequency stability for free-run and holdover modes. This

all-digital solution provides superior performance that is highly immune to external

board disturbances such as power supply noise.

Silicon Labs

Si5381Si5382Si5381A-E-GMSi5382A-E-GMSi5381A-E-EVBSi5382A-E-EVBSi5381E-Exxxxx-GMSi538fg-Rxxxxx-GMSi534xSi538xSi5380Si5386

More

Part#

Multi-DSPLL Wireless Jitter Attenuator / Clock Multiplier with Ultra-Low NoiseEvaluation Board

More

Wireless Infrastructure ]eCPRI RRH (Remote Radio Head) ]BBU (Baseband Unit) ]DU (Distribution Unit) ]Test and Measurement ]

More

Datasheet

More

Pb-free 、 RoHS

More

Please see the document for details

More

More

64-QFN

English Chinese Chinese and English Japanese

April, 2019

Rev. 0.96

1.8 MB

- The full preview is over. If you want to read the whole 56 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: