AS4C512M16D4A 512M x 16 bit DDR4 Synchronous DRAM (SDRAM)
■JEDEC Standard Compliant
■Fast clock rate: 1600MHz
■Power supplies:
▲VDD & VDDQ = +1.2V ± 0.06V
▲VPP = +2.5V -0.125V / +0.25V
■Operating temperature:
▲Industrial : TC = -40~95°C
▲Commercial (Extended): TC = 0~95°C
■Supports JEDEC clock jitter specification
■Bidirectional differential data strobe, DQS &DQS#
■Differential Clock, CK & CK#
■8 internal banks: 2 groups of 4 banks each
■Separated IO gating structures by Bank Group
■8n-bit prefetch architecture
■Precharge & Active power down
■Auto Refresh and Self Refresh
■Low-power auto self refresh (LPASR)
■Self Refresh Abort
■Fine Granularity Refresh
■Dynamic ODT (RTT_PARK & RTT_Nom & RTT_WR)
■Write Leveling
■DQ Training via MPR
■Programmable preamble is supported both of 1tCK and 2tCK mode
■Command/Address (CA) Parity
■Data bus write cyclic redundancy check (CRC)
■Boundary Scan Mode
■Internal VREFDQ Training
■Read Preamble Training
■Control Gear Down Mode
■Per DRAM Addressability (PDA)
■Output Driver Impedance Control
■Dynamic on-die termination (ODT)
■Input Data Mask (DM) and Data Bus Inversion (DBI)
■ZQ Calibration
■Command/Address latency (CAL)
■Asynchronous Reset
■DLL enable/disable
■Burst Length (BL8/BC4/BC4 or 8 on the fly)
■Burst type: Sequential / Interleave
■CAS Latency (CL)
■CAS Write Latency (CWL)
■Additive Latency (AL): 0, CL-1, CL-2
■Average refresh period
▲8192 cycles/64ms (7.8us at -40°C ≤ TC ≤ +85°C)
▲8192 cycles/32ms (3.9us at +85°C ≤ TC ≤ +95°C)
■Data Interface: Pseudo Open Drain (POD)
■RoHS compliant
■Hard post package repair (hPPR)
■Soft post package repair (sPPR)
■Package: Pb Free and Halogen Free
▲96-ball 7.5 x 13 x 1.2mm FBGA
AS4C512M16D4A 、 AS4C512M16D4A-62BCN 、 AS4C512M16D4A-62BIN 、 AS4C 512M16D4A-62BC/INXX |
|
DDR4 SDRAM 、 high-speed dynamic random-access memory 、 DRAM 、 DDR4 Synchronous DRAM 、 SDRAM |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
FBGA |
|
English Chinese Chinese and English Japanese |
|
July 2023 |
|
Rev 1.0 |
|
|
|
11.9 MB |
- +1 Like
- Add to Favorites
Recommend
- Alliance Memory Expanded Lineup of High-Speed CMOS DDR4 SDRAMs AS4C1G8D4 and AS4C512M16D4 With 8Gb Devices
- Alliance Memory AS4C1G8D4 and AS4C512M16D4: the 8Gb High-Speed CMOS DDR4 SDRAMs with Low Power Consumption of +1.2V
- Alliance Memory Bolsters Product Lineup With 4Gb High-Speed CMOS DDR4 SDRAMs AS4C256M16D4 and AS4C512M8D4
- Alliance Memory AS4C256M16D4 and AS4C512M8D4 4Gb High-Speed CMOS DDR4 SDRAMs offer Low Power Consumption of +1.2V
- Alliance Memory Announces ISO 9001:2015 Recertification
- Alliance Memory Announced Dual-Die 8Gb DDR3L SDRAMs AS4C1G8D3LA and AS4C512M16D3LA in 78-Ball and 96-Ball FBGA Packages
- Alliance rounds out DDR4 SDRAM Lineup with six new 4Gb “A” die devices, which offer lower +1.2V operating voltages and higher speeds to 1600MHz in 96 and 78-Ball FBGA packages
- Alliance Memory Introduced High-Speed CMOS DDR SDRAMs With 256Mb, 512Mb, and 1Gb Densities in 60-Ball TFBGA and 66-Pin TSOP II Packages
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.