Platform Manager 2 and L-ASC10 Datasheet Update (08A-19)

2022-07-29
●Dear Lattice Customer,
■Lattice Semiconductor is providing this notification of changes to the Platform ManagerTM2 and L-ASC10 Data Sheets.
■This PCN covers two distinct changes to the Platform Manager 2 family.
●Change #1 Description
●The Platform Manager 2 Data Sheet (FPGA-DS-02036 Version 2.3, released in September 2019) and L-ASC10 Data Sheet (FPGA-DS-02038 Version 2.1, released in September 2019) have updated R-addr values for the 6thand 7th device. The R-addr resistor is connected from ground to the I²C_ADDR pin(pin 16 of the L-ASC10 and ball K6 of the LPTM21L 100-Ball caBGA). The function of the I²C_ADDR pin is to set the lower three bits of Analog Section's I2C address at power up. This is to support multiple devices on the same I²C chain

Lattice

L-ASC10-1SG48ILPTM21L-1ABG100ILPTM21-1AFTG237CLPTM21-1AFTG237L-ASC10

More

Part#

More

More

PCN/EOL

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

September 30, 2019

08A-19

285 KB

- The full preview is over. If you want to read the whole 4 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: