Lattice Sentry Embedded Security Block Mux IP Core for MachXO3D -Lattice Propel Builder User Guide

2022-02-14
●Introduction
■This document describe show to select between the two available logical interfaces of the MachXO3D™ Embedded Security Block (ESB). The ESB has two logical interfaces for sending and receiving data: a WISHBONE register interface and a High Speed Data Port (HSP) FIFO-style interface. These two logical interfaces share one physical data interface with the ESB (one shared 32-bit input port and one shared 32-bit output data port). The WISHBONE interface of the ESB is converted to an APB (Advance Peripheral Bus ) interface for RISC-V CPU access.
■The design is implemented in Verilog HDL. It can be configured and generated using Lattice Propel™Builder. It can be targeted to MachXO3D FPGA devices and implemented using the Lattice Diamond® software Place and Route tool integrated with the Synplify Pro® synthesis tool.
●Features
■The key features of the ESB Mux IP include:
▲Soft wrapper around the ESB to provide separate APB and high-speed port interfaces to user logic
▲Support for AMBA 3 APB Protocol v1.0

Lattice

ESBMUX-M3D-UESBMUX-M3D-UTMachXO3D

More

Part#

Design SoftwareFPGA

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

May 2020

Revision 1.0

FPGA-IPUG-02107-1.0

777 KB

- The full preview is over. If you want to read the whole 15 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: