LL10GEMAC IP Demo Instruction

2021-08-11
● Overview
■This document describes the instruction to run loopback demo on FPGA development board. The demo is designed to run LL10GEMAC IP loopback test for measuring the round-trip latency time. User sets test parameters on FPGA board and monitors the hardware status via console. More details of the demo are described as follows.

Design Gateway

LL10GEMAC IP

More

Part#

FPGA development board

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

29-Apr-21

Rev1.1

500 KB

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: