Test DDR or DDR2 SDRAM Interfaces on Hardware Using the Example Driver
|
|
|
|
[ DDR ] |
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
June 2006 |
|
|
ver 1.2 |
|
|
AN-380 |
|
|
908 KB |
- +1 Like
- Add to Favorites
Recommend
- 3A Sink and Source DDR Termination Regulator Supporting 2.5V, 3.3V and 5V Power Rails
- IS6630A/C/D with Three-way Output Enables DDR Power Supply Integration, Saving the Space on the PCB Board And the Required Devices
- Brite Semiconductor Releases Gen2 DDR LP PHY IP Based on 40LL Process, Supporting RD DQS Falling Edge Training Mode
- Brite Semiconductor Introduces Zero-Latency and True-Adaptive technologies for High-speed DDR PHY
- Alliance Memory Developed Low-Power, High-Speed Mobile CMOS DDR SDRAMs With 256-Mb, 512-Mb, 1-Gb, and 2-Gb Densities
- Alliance Memory Introduced High-Speed CMOS DDR SDRAMs With 64, 128, 256, and 512Mb Densities and Temperature Range From -40℃ to +85℃
- Alliance Memory Introduced 1Gb High-Speed CMOS DDR SDRAM AS4C128M8D1-6TIN in 128M x 8 Configuration
- Alliance Memory Introduced High-Speed CMOS DDR SDRAMs With 256Mb, 512Mb, and 1Gb Densities in 60-Ball TFBGA and 66-Pin TSOP II Packages
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
