3.3 VOLT CMOS ASYNCHRONOUS FIFO DATASHEET IDT72V01, IDT72V02 IDT72V03, IDT72V04 IDT72V05, IDT72V06

2020-07-01
The IDT72V01/72V02/72V03/72V04/72V05/72V06 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/7202/7203/7204/7205/7206. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.
The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (W) and Read(R) pins. The devices have a maximum data access time as fast as 25 ns.
The devices utilize a 9-bit wide data array to allow for control and parity bit sat the user’s option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

IDT

IDT72V01IDT72V02IDT72V03IDT72V04IDT72V05IDT72V06IDT72V01L15IDT72V01L25IDT72V01L35IDT72V02L15IDT72V02L25IDT72V02L35IDT72V03L15IDT72V03L25IDT72V03L35IDT72V04L15IDT72V04L25IDT72V04L35IDT72V05L15IDT72V05L25IDT72V05L35IDT72V06L15IDT72V06L25IDT72V06L3572V01L15JG872V01L35JG872V0125JGI8

More

Part#

3.3 VOLT CMOS ASYNCHRONOUS FIFO

More

applications requiring asynchronous and simultaneous read/writes in multiprocessing ]rate buffer applications ]

More

Datasheet

More

More

Please see the document for details

Commercial 、 Industrial

More

More

PLCC

English Chinese Chinese and English Japanese

11/27/2017

DSC-3033/8

368 KB

- The full preview is over. If you want to read the whole 12 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: