IDT72V01, IDT72V02, IDT72V03, IDT72V04, IDT72V05, IDT72V06 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9
●The IDT72V01/72V02/72V03/72V04/72V05/72V06 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/7202/7203/7204/7205/7206. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.
●The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (W) and Read (R) pins. The devices have a maximum data access time as fast as 25 ns.
●The devices utilize a 9-bit wide data array to allow for control and parity bits at the user’s option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit (RT) capability that allows for reset of the read pointer to its initial position when RT is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.
●These FIFOs are fabricated using high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.
|
IDT72V01 、 IDT72V02 、 IDT72V03 、 IDT72V04 、 IDT72V05 、 IDT72V06 、 XXXXXXXXXXXXX 、 IDT72V01L15 、 IDT72V01L25 、 IDT72V01L35 、 IDT72V02L15 、 IDT72V02L25 、 IDT72V02L35 、 IDT72V03L15 、 IDT72V03L25 、 IDT72V03L35 、 IDT72V04L15 、 IDT72V04L25 、 IDT72V04L35 、 IDT72V05L15 、 IDT72V05L25 、 IDT72V05L35 、 IDT72V06L15 、 IDT72V06L25 、 IDT72V06L35 |
|
|
[ data communications applications ][ multiprocessing applications ][ rate buffer applications ] |
|
|
Datasheet |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
PLCC;J32-1 |
|
|
English Chinese Chinese and English Japanese |
|
|
NOVEMBER 2017 |
|
|
|
|
|
DSC-3033/8 |
|
|
604 KB |
- +1 Like
- Add to Favorites
Recommend
- Renesas DSP Solution on Renesas Lab on the Cloud, Input Analog Signals Directly From A Signal Generator To The Rx231 Microcontroller Evaluation Board
- Renesas‘ Semiconductor Manufacturing Factory (Naka Factory) Fire: Production Capacity Has Recovered to 88%
- Renesas Announces 10 New Winning Combinations Integrating Celeno and Renesas Products
- Renesas ＆ Altran to Deploy First Social Distancing Wristwatch Using Ultra-Wideband Chipset with Low Rate Pulse
- Renesas and FAW Establish Joint Laboratory to Accelerate Development of Next-Generation Smart Vehicles
- Renesas Semiconductor Manufacturing Factory (Naka Factory)‘ Production Level Has Returned to 100%
- Renesas and Sequans Expand Their 5G Collaboration including Broadband IoT Module for 5G NR FR1/FR2
- Renesas and Cyberon Partner to Deliver Integrated Voice User Interface Solutions for Renesas RA MCUs Supporting Over 40 Global Languages
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
