Estimating Power for ADSP-2159x/SC59x SHARC+® Processors
●This EE-note describes how to estimate power consumption on ADSP-2159x/SC59x processors, which include SHARC+® high-performance cores and a multitude of peripherals, accelerators, and high-speed Direct Memory Access (DMA) channels. These processors have multiple power and clock domains. This application note provides a simplified methodology for estimating the total System-on-Chip (SoC) power consumption depending on the amount of processor activity.
●Power estimates are based on design simulations and characterization data measured across power supply voltage, core and system clock frequency, and junction temperature (TJ). The power can vary widely depending on how the on-chip ADSP-2159x/SC59x SHARC+® Processor resources are used. Thus, power consumption cannot be estimated accurately without an understanding of the components in use and the usage patterns for those components. By providing the usage parameters, board designers can obtain accurate consumption estimates for developing power supply and thermal relief solutions for their ADSP-2159x/SC59xSHARC+® Processor based products.
●See the following sections of the ADSP-2159x/SC59x SHARC+® Processors datasheet[1] for details specific to discussions throughout this EE-Note:
▲See the Operating conditions section for details regarding supported power supply ranges
▲See the Electrical Characteristics and subsequent Total Internal Power Dissipation sections for details regarding current specifications.
●In the associated file[2] furnished with this EE-note, there is a convenient power calculator tool. This tool allows users to obtain a total power profile by populating the cells in a spreadsheet with data found both in the processor data sheet and calculations specific to the intended application. This document explains the cases related to the information of the power calculator, not mentioned in the data sheet.
●This EE-note also describes how to provide the appropriate input to the power calculator such that the full power profile for the application can be obtained. It describes how the calculations are made and how the results contribute to the overall power profile.
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
April 14,2022 |
|
|
Rev 1 |
|
|
EE-433 |
|
|
468 KB |
- +1 Like
- Add to Favorites
Recommend
- EPC GaN FETs Deliver Benchmark Power Density and Efficiency for DC/DC Conversion
- Keysight Technologies and Analog Devices Demonstrate Latest O-RAN Technology at Mobile World Congress 2022
- Keysight Signs Memorandum of Understanding with Analog Devices to Advance 6G Technology Design and Development
- SMART Modular Announces the SMART Kestral PCIe Optane Memory Add-in-Card to Enable Memory Expansion and Acceleration
- Bluetooth® 5.3 – What‘s New for IoT Device Makers and Application Developers?
- Should DC-DC Or LDO Be Used?
- GaN Transistor for Several Power Applications
- Cmsemicon, Representing the New Power of China, Won the Domestic Power Device Industry Excellence Award
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
