ADSP-2159x/ADSP-SC591/SC592/SC594 SHARC+ Processor Hardware Reference
●The Cortex-A5 subsystem has the following features.
▲Thumb / Arm Instruction support
▲L1- Instruction Cache and L1-Data Cache
▲Floating Point Unit (FPU)
▲NEON Media Processing Engine (NEON)
▲Generic Interrupt Controller (GIC)
▲Level 2 Cache Controller (L2CC)
▲Memory Management Unit (MMU)
■Functional Description
●The following sections provide information on the function of the subsystem.
|
ADSP-2159x 、 ADSP-SC591 、 ADSP-SC592 、 ADSP-SC594 、 82-100147-01 |
|
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
August 2021 |
|
|
Revision 0.3 |
|
|
|
|
|
17.8 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
