ADSP-2159x/SC59x SHARC+® Processor Board Design Guidelines for Dynamic Memory Controller

2022-08-15
This EE-note provides recommended board design guidelines for interfacing DDR memory and achieving expected performance from the controller. Use these guidelines in addition to standard board-level design practices.

ADI

ADSP-SC59xEE-434ADSP-2159x

More

Part#

Processor BoardDynamic Memory Controller

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

June 28, 2022

Rev 2

700 KB

- The full preview is over. If you want to read the whole 9 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: