ADSP-2159x/SC596 SHARC+® Processor Board Design Guidelines for Dynamic Memory Controller
●This EE-note provides recommended board design practices for interfacing DDR memory and achieving expected performance from the controller. These guidelines should be used in addition to standard board-level design practices.
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
April 14,2022 |
|
|
Rev 1 |
|
|
EE-434 |
|
|
377 KB |
- +1 Like
- Add to Favorites
Recommend
- EPC GaN FETs Deliver Benchmark Power Density and Efficiency for DC/DC Conversion
- Keysight Technologies and Analog Devices Demonstrate Latest O-RAN Technology at Mobile World Congress 2022
- Keysight Signs Memorandum of Understanding with Analog Devices to Advance 6G Technology Design and Development
- SMART Modular Announces the SMART Kestral PCIe Optane Memory Add-in-Card to Enable Memory Expansion and Acceleration
- Bluetooth® 5.3 – What‘s New for IoT Device Makers and Application Developers?
- Should DC-DC Or LDO Be Used?
- GaN Transistor for Several Power Applications
- Cmsemicon, Representing the New Power of China, Won the Domestic Power Device Industry Excellence Award
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
