FPGA-IPUG-02066-1.2 SEDC Module - Lattice Radiant Software User Guide

2021-12-10
●Introduction:
■This document provides technical information about the SEDC (Single Error Detect/Correct Module ) that is supported in Lattice FPGA devices built on the Lattice Nexus™ platform. This aims to provide information essential for IP/System developers, Verification and Software for integration, testing and validation. In general, design specification from RTL up to IP packaging, IP generation, and integration with Lattice Radiant® software are covered in this document.
▲Supports both SEC (Single Error Correct) and SED (Single Error Detect) modes
▲Output information on Soft Error location
▲Supports SEC without the need for external memory access
▲Support for SEI (Soft Error Injector) tool
▲Including support to target errors to a specific block of logic
▲Flexible handling of SEC events -> Freeze I/O, GSR, and others

Lattice

SEDC Module

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

June 2021

FPGA-IPUG-02066-1.2

908 KB

- The full preview is over. If you want to read the whole 17 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: