FPGA-IPUG-02066-1.2 SEDC Module - Lattice Radiant Software User Guide
■This document provides technical information about the SEDC (Single Error Detect/Correct Module ) that is supported in Lattice FPGA devices built on the Lattice Nexus™ platform. This aims to provide information essential for IP/System developers, Verification and Software for integration, testing and validation. In general, design specification from RTL up to IP packaging, IP generation, and integration with Lattice Radiant® software are covered in this document.
▲Supports both SEC (Single Error Correct) and SED (Single Error Detect) modes
▲Output information on Soft Error location
▲Supports SEC without the need for external memory access
▲Support for SEI (Soft Error Injector) tool
▲Including support to target errors to a specific block of logic
▲Flexible handling of SEC events -> Freeze I/O, GSR, and others
|
|
User's Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
June 2021 |
|
|
|
FPGA-IPUG-02066-1.2 |
|
908 KB |
- +1 Like
- Add to Favorites
Recommend
- Applied EV Selects CISSOID’s SiC Inverter Control Module CXT-ICM3SA
- Archimedes Semiconductor: Provider of High-Performance SiC/IGBT Power Semiconductors for New Energy Vehicles and Photovoltaic Storage
- Why GaN in Space?
- Innoscience Built The First World-class 8-inch Wafer FAB with Gold-free and CMOS Compatible Process
- Two kinds of structure of unit in SiC power MOSFET: plane structure and groove structure
- Successful Demonstration of Next-Gen Ka-band Rx Beamforming IC Portfolio with 1.5dB NF LNA
- Futureway Has Developed a Variety of Silicone Solutions for Battery Pack
- UnitedSiC Rediscovers The Perfect Switch with SiC FETs
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.