FPGA-IPUG-02071-1.3 I²C Master IP Core - Lattice Radiant Software User Guide

2021-12-10
●Introduction:
■The I²C (Inter-Integrated Circuit) bus is a simple, low-bandwidth, short-distance protocol. It is often seen in systems with peripheral devices that are accessed intermittently. It is commonly used in short-distance systems, where the number of traces on the board should be minimized. The device that initiates the transmission on the I²C bus is commonly known as the Master, while the device being addressed is called the Slave.
■Lattice Semiconductor general-purpose I²C Master IP Core offers an effective way to control an I²C bus. The programmable nature of FPGA provides you with flexibility of configuring the I²C Master device to their needs, thus allowing you to customize the I²C Master Controller to meet their specific design requirements.
●Features:
■The key features of l²C Master IP Core include:
▲Supports 7-bit and 10-bit Addressing Mode
▲Programmable SCL frequency, supporting the following bus speeds:
▲Standard-mode (Sm) - up to 100 kbit/s
▲Fast-mode (Fm) - up to 400 kbit/s
▲Fast-mode Plus (Fm+) - up to 1 Mbit/s
▲Integrated Pull-up
▲Integrated Glitch filter
▲Arbitration lost detection in multi-master system
▲Polling and Out-of-band Interrupt Modes
▲Selectable LMMI or APB interface supports Clock stretching

Lattice

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

June 2021

FPGA-IPUG-02071-1.3

1.1 MB

- The full preview is over. If you want to read the whole 37 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: