FPGA-IPUG-02071-1.3 I²C Master IP Core - Lattice Radiant Software User Guide
■The I²C (Inter-Integrated Circuit) bus is a simple, low-bandwidth, short-distance protocol. It is often seen in systems with peripheral devices that are accessed intermittently. It is commonly used in short-distance systems, where the number of traces on the board should be minimized. The device that initiates the transmission on the I²C bus is commonly known as the Master, while the device being addressed is called the Slave.
■Lattice Semiconductor general-purpose I²C Master IP Core offers an effective way to control an I²C bus. The programmable nature of FPGA provides you with flexibility of configuring the I²C Master device to their needs, thus allowing you to customize the I²C Master Controller to meet their specific design requirements.
●Features:
■The key features of l²C Master IP Core include:
▲Supports 7-bit and 10-bit Addressing Mode
▲Programmable SCL frequency, supporting the following bus speeds:
▲Standard-mode (Sm) - up to 100 kbit/s
▲Fast-mode (Fm) - up to 400 kbit/s
▲Fast-mode Plus (Fm+) - up to 1 Mbit/s
▲Integrated Pull-up
▲Integrated Glitch filter
▲Arbitration lost detection in multi-master system
▲Polling and Out-of-band Interrupt Modes
▲Selectable LMMI or APB interface supports Clock stretching
|
|
|
|
User's Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
June 2021 |
|
|
|
FPGA-IPUG-02071-1.3 |
|
1.1 MB |
- +1 Like
- Add to Favorites
Recommend
- Why GaN in Space?
- Innoscience Built The First World-class 8-inch Wafer FAB with Gold-free and CMOS Compatible Process
- Two kinds of structure of unit in SiC power MOSFET: plane structure and groove structure
- Successful Demonstration of Next-Gen Ka-band Rx Beamforming IC Portfolio with 1.5dB NF LNA
- Futureway Has Developed a Variety of Silicone Solutions for Battery Pack
- UnitedSiC Rediscovers The Perfect Switch with SiC FETs
- These Kinds of MOS Tubes “Breakdown“, How Many Do You Know?
- Low-Frequency Noise Modeling When Quantum Chips Are Getting Noiser
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.