FPGA-IPUG-02072-1.3 I²C Slave IP Core - Lattice Radiant Software User Guide

2021-12-10
●Introduction:
■I²C (Inter-Integrated Circuit) bus is a simple, low-bandwidth, short-distance protocol. It is often seen in systems with peripheral devices that are accessed intermittently. It is commonly used in short-distance systems, where the number of traces on the board should be minimized. The device that initiates the transmission on the l2C bus is commonly known as the Master, while the device being addressed is called the Slave.
■Lattice Semiconductor general-purpose l²C Slave IP Core provides device addressing, read/write operation and an acknowledgement mechanism. The programmable nature of FPGA provides users with the flexibility of configuring the l²C Slave device to any legal Slave address, thus, avoiding a potential Slave address collision on an l²C bus with multiple Slave devices.
●Features:
■The key features of l2C Slave IP Core include:
▲Supports 7-bit and 10-bit Addressing Mode
▲Supports the following bus speeds:
▲Standard-mode (Sm) - up to 100 kbit/s
▲Fast-mode (Fm) - up to 400 kbit/s
▲Fast-mode Plus (Fm+) - up to 1 Mbit/s
▲Supports Clock stretching
▲Configurable ACK/NACK response on address and data phases
▲Integrated Pull-up
▲Integrated Glitch filter
▲Polling and Out-of-band Interrupt Modes

Lattice

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

June 2021

FPGA-IPUG-02072-1.3

1.2 MB

- The full preview is over. If you want to read the whole 34 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: