PT7C4512 PLL Clock Multiplier

2021-10-26
●Description
■This Clock Multiplier is the most cost-effective way to generate a high quality, high frequency clock outputs from lower frequency crystal or clock input. It is designed to replace crystal oscillators in most electronic systems, clock multipliers and frequency translation devices with low output jitter. The device implements a standard fundamental mode using PLL techniques and inexpensive crystal to produce output clocks up to 200 MHz.The internal Logic divider is to generate nine different popular multiplication factors, allowing one chip to output many common frequencies.
●Features
■Zero ppm multiplication error
■Input crystal frequency of 5 - 40 MHz
■Input clock frequency of 4 - 50 MHz
■Output clock frequencies up to 200 MHz
■Low period jitter 80ps (100~200MHz)
■Duty cycle of 45/55% of output clock up to 160MHz
■9 selectable frequencies controlled by S0, S1 pins
■Operating voltages of 3.0 to 5.5V
■Lead free SOIC-8 package

DIODES

PT7C4512PT7C4512WE*YWXXPT7C4512WEX

More

Part#

PLL Clock Multiplier

More

More

Datasheet

More

More

Please see the document for details

More

More

SOIC-8;8-SOIC (W);SOIC

English Chinese Chinese and English Japanese

February 2018

Rev 2-2

DS40692

488 KB

- The full preview is over. If you want to read the whole 7 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: