ESD Ratings of UnitedSiC FETs and JFETs Application Note

2021-05-25
●Introduction
■This Application Note discusses the ESD capabilities of UnitedSiC's transistor offerings.
●ESD rating of SiC FETs
■UnitedSiC's FET product line is built on the core technology of a High-Voltage, Normally-On SiC JFET coupled with a Low Voltage, Normally-Off Silicon MOSFET in a cascode configuration. Given the cascode configuration of the SiC JFET and Si MOSFET, the MOSFET is connected to the Gate and Source pins of a package, and it the limiting device when itcomes to ESD capability. The JFETs are p-n junctions and can handle far more ESD than the MOSFET. Our MOSFETs use integrated diodes as ESD protection, and the size and capacitance of the MOSFET become the determining factorin ESD capability.
●ESD Rating of SiC JFETs
■Similar to the MOSFETs, the UnitedSiC family of SiC JFETs are scaled with size and the smallest devices are the most sensitive to ESD. Unlike the MOSFETs, the JFET is fundamentally insensitive to ESD because the device is made up of p-n junctions. Utilizing the smallest JFET in the lineup, Charged Device Model testing was done to ±1000V, and Human Body Model testing for all pin pairs was done to ±8000V. Putting all JFETs in the C3 and H3A classes, respectively.

UnitedSiC

AW1044AW1046AW1048AW1060AW1065

More

Part#

transistorSiC FETsJFETs

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

March 2021

AN0027

669 KB

- The full preview is over. If you want to read the whole 3 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: