NVMe IP Core for PCIe switch Product Specification
■NVMeSW IP implements as host controller to access NVMe SSD following NVM express standard. Physical interface of NVMe SSD is PCIe. The lower layer hardware is implemented by using Avalon-ST PCIe Hard IP from Intel.
■NVMeSW IP supports six NVMe commands, i.e. Identify, Shutdown, Write, Read, SMART and Flush command by using two user interface groups. First is Control interface for transferring command and the parameters. Another is Data interface for transferring data when the command must have the data transferring. The Control interface and Data interface for Write/Read command use dgIF typeS format. Control interface of dgIF typeS has start address and transfer length with asserting the request signal while Data interface of dgIF typeS is the FIFO interface.
■Although up to four NVMe SSDs could be connected to NVMeSW IP, only one SSD is operated at a time. NVMeSW IP has the signal for selecting active device, called UserDevSel. The device selection is the input parameter for all commands.
■SMART and Flush command require the specific interface, called Custom command interface, which consists of Ctm I/F for control path and Ctm RAM I/F for data path. Furthermore, Identify command has its own data interface, named Iden RAM I/F, as shown in Figure 2.
■During initialization or running some commands, error signal may be asserted by NVMeSW IP if some abnormal conditions are found. The IP includes the error status to check the more details of error condition. To recover error status, NVMeSW IP and all SSDs must be reset.
■There is one limitation about clock frequency of user logic. Transmit packet to PCIe hard IP must be sent continuously until end of packet. Therefore, data must be valid every clock between start of packet and end of packet. To support this feature, user logic clock frequency must be more than or equal to PCIe clock frequency (250 MHz for PCIe Gen3) to have the bandwidth of transmit logic higher than or equal to PCIe hard IP bandwidth.
■The reference design on FPGA evaluation boards are available to evaluate before purchasing.
●Features
■NVMe host controller for access one NVMe SSD by direct connection or up to four NVMe SSDs by connection through one PCIe switch
■No need for CPU and external memory
■Include 256 Kbyte RAM to be data buffer
■Simple user interface by dgIF typeS to access one device at a time
■Support six commands, i.e. Identify, Shutdown, Write, Read, SMART, and Flush
■Supported NVMe device
▲Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
▲MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
▲MDTS (Maximum Data Transfer Size): At least 5 (128 Kbyte) or 0 (no limitation)
▲LBA unit: 512 bytes or 4096 bytes
■User clock frequency must be more than or equal to PCIe clock (250 MHz for PCIe Gen3)
■Operating with Avalon-ST Hard IP for PCI Express from Intel by using 128-bit Avalon-ST bus interface
■Available reference design
▲Arria10 GX development board with AB18-PCIeX16/AB16-PCIeXOVR adaptor board
■Customized service for following features
▲Additional NVMe commands
▲RAM size or RAM type (URAM) modification
▲Support more than four NVMe SSDs
[ PCIe switch ][ NVMe SSD ][ FIFO ] |
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
October 12, 2020 |
|
Rev1.2 |
|
|
|
1.6 MB |
- +1 Like
- Add to Favorites
Recommend
- Differences Between IoT Gateway and Industrial Gateway
- PUSR Launched the Building Block Edge Gateway USR-M100, a Comprehensive and Scalable Data Transmission Gateway
- IoT Bluetooth Gateway Buying Guide
- Dusun DSGW-010 IoT Gateway for Smart Water Management: Revolutionize Your Water Usage
- Employing Dusun IoT Gateway to Build Dependable Home Energy Management Solutions
- The Difference Between Edge Computing Gateway and Common Gateway
- Dusun Introduces the New Product DSGW-380 Industrial AI Edge Computing Gateway with 5G & Wi-Fi 6 for Smart IIoT
- What Are the Differences Between BLE Gateway and Mesh Gateway?
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.