TOE10GLL-IP Core

PublishTime：2021-08-10

●Features
■TCP/IP stack implementation
■Support IPv4 protocol without IP fragmentation
■Ultra-low latency data transmission, measured from start-of-packet to start-of-packet
▲6.2 ns latency time for transmitting data
▲46.5 ns lateny time for receiving data
■Support one session perone TOE10GLL IP (using multiple TOE10GLL IPs for multi-sessions)
■Support both Servers nd Client mode (Passive/Active open and close)
■Supported payload data size
▲1-1460 byte per packet for transmitted data (normal frame size. not jumbo frame)
▲1-16000 byte per packet for received data
■Transmit data buffer size: 4 6kByte - 73.7kByte
■User in terface: 32-bit data stream in terface
■EMAC interface: 32-bit Ava I on-stream interface for connecting with DG LL10GEMAC IP or Intel Low Latency Ethernet 10G MAC IP
■Individual clock domain for transmit and receive interface at 322.266/312.5 MHz
■Reference design available on Arria 10 GX development board
■Customized service for following features
▲Jumbo frame support
▲Buffer size extension by Window scaling feature
▲Customized user in terface

Brand of Product：	Design Gateway
Part#：	10AX115S2F45I1SG 、 TOE10GLL More Part#
Product Category：	IP Core More
Application：	More
Data Type：	Datasheet More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	April 26.2021
Version Number：	Rev1.0
Data Encoding：
Data Size：	1.7 MB

Data section preview(2pages)

- The full preview is over. If you want to read the whole 35 page document,please Sign in/Register -

Download

+1 Like
Add to Favorites

Recommend

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits