NVMe-IP reference design for Agilex manual

2022-03-17
● NVM Express (NVMe) defines the interface for the host controller to access solid state drives (SSD) by PCI Express. NVM Express optimizes the process to issue command and completion by using only two registers Command issue and Command completion. Also, NVMe supports parallel operation by supporting up to 64K commands within single queue. 64K command entries improve transfer performance for both sequential and random access.
● In PCIe SSD market, two standards are used-AHCI and NVMe. AHCI is the older standard to provide the interface for SATA hard disk drive while NVMe is optimized for non-volatile memory like SSD. The comparison between both AHCI and NVMe protocol in more details is described in “A Comparison of NVMe and AHCI” document.
● To access NVMe SSD, the general system implements NVMe driver running on the processor, as shown in the left side of Figure 1-1. The physical connection of NVMe standard is PCIe connector which is one to one type, so one PCIe host can connect to one PCIe device. NVMe-IP implements NVMe driver to access NVMe SSD by using pure hardware logic. The user can access NVMe SSD by NVMe-IP in FPGA board without processor and driver. Using pure-hardware logic to be NVMe host controller can reduce the overhead time for software-hardware handshake. Therefore, using NVMe-IP can achieve very high performance for writing and reading NVMe SSD.

Design Gateway

NVMe-IP

More

Part#

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

1-Jun-21

Rev 1.0

873 KB

- The full preview is over. If you want to read the whole 23 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: