I2S Transmitter and I2S Receiver v1.0 LogiCORE IP Product Guide

2021-10-11
●IP Facts:
■The Xilinx® LogiCORE™ IP I2S Transmitter and LogiCORE™ Receiver cores are soft Xilinx IP coresfor use with the Xilinx Vivado® Design Suite, which makes it easy to implement the inter-IC-sound (I2S) interface used to connect audio devices for transmitting and receiving PCM audio.
●Features:
■AXI4-Stream compliant
■Supports up to four I2S channels (up to eight audio channels)
■16/24-bit datawidth support
■Supports master I2S mode
■Configurable FIFO depth
■Supports the AES channel status extraction/insertion
■Supports left and right justified I2S
■Optional 32-bit LRCLK support

Xilinx

LogiCORE™ IP I2S TransmitterLogiCORE™ ReceiverI2S TransmitterI2S Receiver

More

audio conferencing equipment ]video conferencing equipment ]consumer multi-media devices ]professional audio sources ]sinks ]

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

September 8, 2020

v1.0

PG308

603 KB

- The full preview is over. If you want to read the whole 42 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: