EVDK Based Speed Sign Detection Demonstration

2021-09-28
■ 1. Introduction
● This document provides technical information and instructions for setting up and running the EVDK Based Speed Limit Sign Detection Demo. This demo is designed to utilize the Lattice Machine Learning Engine (MLE) IP and implemented onto the Lattice Embedded Vision Development Kit (EVDK). The EVDK Based Speed Limit Sign Detection Demo performs the speed limit sign detection using the camera on the EVDK and feeds the video stream through the Convolutional Neural Network (CNN) inside Lattice MLE. The detected speed limit sign is reported through the HDMI output. The CNN in the Lattice MLE is trained with actual speed limit signs.
● Refer to the following documents for detailed information on Lattice development boards and kit:
▲ Lattice Embedded Vision Development Kit User Guide (FPGA-UG-02015)
▲ CrossLink VIP Input Bridge Board Evaluation Board User Guide (FPGA-EB-02002)
▲ ECP5 VIP Processor Board Evaluation Board User Guide (FPGA-EB-02001)
▲ HDMI VIP Output Bridge Board Evaluation Board User Guide (FPGA-EB-02003)

Lattice

LF-EVDK1-EVNML-EVN-ADPMICROSD-ADP-EVNLFE5UM-25FLPE5UM-25FLAE5UM-25FLFE5UM-45FLAE5UM-45FLFE5UM-85FLAE5UM-85FECP5UMECP5UM FamilySPI-N25Q128AMX25L12835FLIF-MD6000LIA-MD6000LIFMD FamilyLIFMDSPI-M25PX16SPI-MT25QL128A

More

Part#

EVDK Based Speed Sign Detection Demonstration Demo

More

More

User's Guide

More

More

Please see the document for details

More

More

SO8;WSON;S08W;SOP2

English Chinese Chinese and English Japanese

June 2021

Revision 1.2

FPGA-UG-02049-1.2

1.5 MB

- The full preview is over. If you want to read the whole 22 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: