Lattice CrossLink-NX ISP Demo Quick Start Guide Application Note

2022-02-14
●Overview
■This document is intended to show you the hardware setup and operation procedures for demonstrating the Image Signal Processing (ISP) reference design features.It is assumed that you are familiar with the basic Lattice FPGA design flow.
■This reference design is developed based on Lattice Embedded Vision Development Kit(EVDK) with CrossLink-NX VIP Sensor Input Board.
■Lattice Embedded Vision Development Kit (EVDK) is comprised of:
▲CrossLink-NX VIP Sensor Input Board
▲ECP5 VIP Processor Board
▲HDMI VIP Output Bridge Board

Lattice

CrossLink-NXECP5LF-EVDK1-EVNECP5UM

More

Part#

VIP Processor BoardEmbedded Vision Development KitFPGAVIP Input Bridge BoardHDMI VIP Output Bridge Board

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

September 2021

Revision 1.0

FPGA-AN-02040-1.0

505 KB

- The full preview is over. If you want to read the whole 18 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: