iCE40 UltraPlus Family Data Sheet

2021-09-14
●General Description:
■CE40 UltraPlus™ family from Lattice Semiconductor is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. iCE40 UltraPlus is compatible with Lattice's iCE40 Ultra family devices, containing all the functions iCE40 Ultra family has except the high current IR LED driver. In addition, the iCE40 UltraPlus features an additional 1Mb SRAM, additional DSP blocks, with additional LUTs, all which can be used to support an always-on Voice Recognition function in the mobile devices, without the need to keep the higher power consuming voice codec on all the time.
■The iCE40 UltraPlus family includes integrated SPI and I²C blocks to interface with virtually all mobile sensors and application processors. In addition, the iCE40 UltraPlus family also features two I/O pins that can support the interface to I3C devices. There are two on-chip oscillators, 10 kHz and 48 MHz, the LFOSC (10kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.
■The iCE40 UltraPlus family also features DSP functional block to off-load Application Processor to pre-process information sent from the mobile device, such as voice data. The RGB PWM IP, with the three 24mA constant current RGB outputs on the iCE40 UltraPlus provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.
■The iCE40 UltraPlus family of devices are targeting for mobile applications to perform all the functions in iCE40 Ultra devices, such as Service LED, GPIO Expander, SDIO Level Shift, and other custom functions. In addition, the iCE40 UltraPlus family devices are also targeting for Voice Recognition application.
■The iCE40 UltraPlus family features two device densities, 2800 to 5280 Look Up Tables (LUTs) of logic with programmable I/Os that can be used as either SPI/I²C interface ports or general purpose I/O’s. Two of the iCE40 UltraPlus I/Os can be used to interface to higher performance I3C. It also has up to 120 kb of Block RAMs, plus 1024 kb of Single Port SRAMs to work with user logic.

Lattice

iCE40UP3KiCE40iCE40UP5KiCE40UPXX-XXXXXITRiCE40UP3K-UWG30ITRiCE40UP3K-UWG30ITR1KiCE40UP3K-UWG30ITR50iCE40UP5K-SG48IiCE40UP5K-SG48ITR50iCE40UP5K-UWG30ITRiCE40UP5K-UWG30ITR1KiCE40UP5K-UWG30ITR50iCE40UPiCE40 UltraPlus FamilyiCE40 UltraPlus

More

Part#

ultra-low power FPGA and sensor manager

More

smartphones ]tablets ]hand-held devices ]Always-On Voice Recognition Application ]Consumer Handheld Devices ]Handheld Commercial Devices ]Handheld Industrial Devices ]Multi Sensor Management Applications ]Sensor Pre-processing ]Sensor Fusion ]Always-On Sensor Applications ]USB 3.1 Type C Cable Detect Applications ]USB 3.1 Type C Power Delivery Applications ]

More

Datasheet

More

More

Please see the document for details

More

More

WLCS;QFN;UWG30;SG48

English Chinese Chinese and English Japanese

December 2020

Revision 1.9

FPGA-DS-02008-1.9

2.6 MB

- The full preview is over. If you want to read the whole 52 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: