GD5F1GQ4xFxxG SPI (x1/x2/x4) NAND Flash
●Total pin count is 8, including VCC and GND
● Density is 1G bit
●Superior write performance and cost per bit over SPI-NOR
●Significant low cost than parallel NAND
This low-pin-count NAND Flash memory follows the industry-standard serial peripheral interface,and always remains the same pin-out from one density to another. The command sets resemble common SPI-NOR command sets, modified to handle NAND specific functions and added new features. GigaDevice SPI NAND is an easy-to-integrate NAND Flash memory, with specified designed features to ease host management:
●User-selectable internal ECC. ECC code is generated internally during a page program operation. When a page is read to the cache register,the ECC code is detect and correct the errors when necessary. The 64-bytes spare area is available even when internal ECC enabled. The device outputs corrected data and returns an ECC error status.
●Internal data move or copy back with internal ECC. The device can be easily refreshed and manage garbage collection task, without need of shift in and out of data.
●Power on Read with internal ECC. The device will automatically read first page of fist block to cache after power on,then host can directly read data from cache for easy boot. Also the data is promised correctly by internal ECC.
It is programmed and read in page-based operations, and erased in block-based operations.Data is transferred to or from the NAND Flash memory array, page by page, to a data register and a cache register. The cache register is closest to I/O control circuits and acts as a data buffer for the I/O data; the data register is closest to the memory array and acts as a data buffer for the NAND Flash memory array operation.The cache register functions as the buffer memory to enable page and random data READ/WRITE and copy back operations.These devices also use a SPI status register that reports the status of device operation.
|
GD5F1GQ4xFxxG 、 GD5F1GQ4RFYIG 、 GD5F1GQ4RFYJG 、 GD5F1GQ4RFYFG 、 GD5F1GQ4RFFIG 、 GD5F1GQ4RFFJG 、 GD5F1GQ4RFFFG 、 GD5F1GQ4RFZIG 、 GD5F1GQ4RFZJG 、 GD5F1GQ4RFZFG 、 GD5F1GQ4RF9IG 、 GD5F1GQ4RF9JG 、 GD5F1GQ4RF9FG 、 GD5F1GQ4UFYIG 、 GD5F1GQ4UFYJG 、 GD5F1GQ4UFYFG 、 GD5F1GQ4UFFIG 、 GD5F1GQ4UFFJG 、 GD5F1GQ4UFFFG 、 GD5F1GQ4UFZIG 、 GD5F1GQ4UFZJG 、 GD5F1GQ4UFZFG 、 GDXXXXXXXXXXXX |
|
|
NAND Flash 、 SPI NAND Flash 、 Serial Peripheral Interface NAND Flash |
|
|
|
|
|
Datasheet |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
WSON8;SOP16;TFBGA24;LGA8 |
|
|
English Chinese Chinese and English Japanese |
|
|
Apr.23.2020 |
|
|
Version No 2.6 |
|
|
|
|
|
3.3 MB |
- +1 Like
- Add to Favorites
Recommend
- GigaDevice, The World‘s Largest Fabless Supplier in the Field of SPI NOR FLASH, Signed an Authorized Distribution Agreement with Sekorm
- GigaDevice Launches The GD32W515 Series as The First Generation of Wi-Fi MCUs
- GigaDevice Launches The New GD32L233 Series Manufactured on The 40nm Ultra-Low Power Process
- Hosiden Introduces USB Charger CBC6040 with Rotation Timer Intended for GIGA School Project
- What is the Difference between Router Gigabit and 5G
- Does A Gigabit IOT Router Refer to Network Speed Or Broadband?
- Link-PP Launched 2.5G 5G 10G and other high-rate 10 Gigabit Network Transformers
- Keysight‘s Multigigabit Automotive Ethernet Compliance Solutions Available at University of New Hampshire InterOperability Lab
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
