128M(4Mx32) GDDR SDRAM HY5DS283222BF(P)

2022-09-09

●The Hynix HY5DS283222 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the point-to-point applications which requires high bandwidth.
The Hynix 4Mx32 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.
●FEATURES
■The Hynix HY5DS283222BF(P) guarantee until 166MHz speed at DLL_off condition
■1.8V VDD and VDDQ wide range max power supply supports
■All inputs and outputs are compatible with SSTL_2 interface
■12mm x 12mm, 144ball FBGA with 0.8mm pin pitch
■Fully differential clock inputs (CK, /CK) operation
■Double data rate interface
■Source synchronous - data transaction aligned to bidirectional data strobe (DQS0 ~ DQS3)
■Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
■Data(DQ) and Write masks(DM) latched on the both rising and falling edges of the data strobe
■All addresses and control inputs except Data, Data strobes and Data masks latched on the rising edges of the clock
■Write mask byte controls by DM (DM0 ~ DM3)
■Programmable /CAS Latency 5 / 4 / 3 supported
■Programmable Burst Length 2 / 4 / 8 with both sequential and interleave mode
■Internal 4 bank operations with single pulsed /RAS
■tRAS Lock-Out function supported
■Auto refresh and self refresh supported
■4096 refresh cycles / 32ms
■Half strength and Matched Impedance driver option controlled by EMRS

SK HYNIX

HY5DS283222BF(P)HY5DS283222HY5DS283222BF(P)-28HY5DS283222BF(P)-33HY5DS283222BF(P)-36HY5DS283222BF(P)-4HY5DS283222BF(P)-5HY5DS283222BFP-33

More

Part#

GDDR SDRAMCMOS Double Data Rate Synchronous DRAMCMOS DDR Synchronous DRAM

More

More

Datasheet

More

More

Please see the document for details

More

More

12mm x 12mm144Ball FBGA

English Chinese Chinese and English Japanese

May. 2005

Rev. 1.1

775 KB

- The full preview is over. If you want to read the whole 28 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: