Double Pulse Test Simulation with P04SCT4018KE-EVK-001 Simulation Model

2023-06-08
●This simulation circuit provides the double pulse test simulation environment of P04SCT4018KE-EVK-001, ROHM’s 4th Generation SiC MOSFET Half Bridge Evaluation Board“. The simulation circuit is composed of the detailed simulation model with the circuit board parasitic inductance to achieve higher switching waveform simulation accuracy.
●Features
■Double pulse test circuit (High-side switching)
■4th generation SiC MOSFET SCT4018KE + gate driver IC BM61S41RFV-C.
■Device equivalent circuit model of the components are used for simulation accuracy.
■Parasitic inductors of PCB patterns are modelled and applied to the simulation circuit.
■Vgs, VDC, snubber circuit constants, etc. can be modified.
■Approx. simulation elapsed time is 2min30s.

ROHM

P04SCT4018KE-EVK-001_DPT_HSP04SCT4018KE-EVK-001

More

Part#

Evaluation Board

More

More

Schematics

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

2022. Sep

Rev.001

65UG040E

1.2 MB

- The full preview is over. If you want to read the whole 10 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: