AS4C1G16D4 DDR4 SDRAM
■The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration.
■The DDR4 SDRAM uses an 8n-prefetch architecture to achieve high-speed operation. The 8n-prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.
■A single READ or WRITE operation for the DDR4 SDRAM consists of a single 8n-bitwide, four-clock data transfer at the internal DRAM core and two corresponding n-bitwide, one-half-clock-cycle data transfers at the I/O pins.
|
|
|
|
Datasheet |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
FBGA |
|
|
English Chinese Chinese and English Japanese |
|
|
October 2022 |
|
|
Rev 1.0 |
|
|
|
|
|
20.1 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
