AS4C32M16SB

2022-10-13
●Overview
■The 512Mb SDRAM is a high-speed CMOS synchronous DRAM containing 512 Mbits. It is internally configured as 4 Banks of 8M word x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a Bank Activate command which is then followed by a Read or Write command. The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.

Alliance

AS4C32M16SBAS4C32M16SB-7TCNAS4C32M16SB-7TINAS4C32M16SB-6TINAS4C32M16SB-7BINAS4C32M16SB6TCNAS4C32M16SB7TCNAS4C32M16SB6BCNAS4C32M16SB6BINAS4C32M16SB6TINAS4C32M16SB7TINAS4C32M16SB7BINAS4C32M16SB7BCN

More

Part#

SDRAMhigh-speed CMOS synchronous DRAM

More

More

Datasheet

More

More

Please see the document for details

More

More

TSOPII;FBGA

English Chinese Chinese and English Japanese

August 2022

Rev 1.3

4.4 MB

- The full preview is over. If you want to read the whole 57 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: