AS4C32M8SA-7TCN AS4C32M8SA-6TIN 256M AS4C32M8SA 54-pin TSOPII PACKAGE

2020-04-26
The AS4C32M8SA SDRAM is a high-speed
CMOS synchronous DRAM containing 256 Mbits. It
is internally configured as 4 Banks of 8M word x 8
DRAM with a synchronous interface (all signals are
registered on the positive edge of the clock signal,
CLK). Read and write accesses to the SDRAM are
burst oriented; accesses start at a selected location
and continue for a programmed number of locations
in a programmed sequence. Accesses begin with
the registration of a Bank Activate command which is
then followed by a Read or Write command.
The AS4C32M8SA provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with a
burst termination option. An auto precharge function
may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The
refresh functions, either Auto or Self Refresh are easy
to use. By having a programmable mode register, the
system can choose the most suitable modes to
maximize its performance. These devices are well
suited for applications requiring high memory
bandwidth and particularly well suited to
high performance PC applications.

Alliance

AS4C32M8SA-7TCNAS4C32M8SA-6TINAS4C32M8SA

More

Part#

32M x 8 bit Synchronous DRAM (SDRAM)

More

applications requiring high memory bandwidth ]high performance PC applications ]

More

Datasheet

More

Halogen Free 、 Pb Free

More

Please see the document for details

Commercial 、 Industrial

More

More

54-pin TSOPII

English Chinese Chinese and English Japanese

Jun. 2017

Rev 1.0

2.4 MB

- The full preview is over. If you want to read the whole 55 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: