RTG4 SerDes XAUI

2022-07-04
RTG4™ FPGAs have embedded high-speed SerDes blocks that can handle data rates from 1 Gbps to 5 Gbps. The SerDes module integrates several functional blocks to support multiple high-speed serial protocols within the FPGA. XAUI is a standard for extending the 10 Gb media independent interface (XGMII) between the media access control (MAC) and PHY layer of 10 Gb Ethernet (10 GbE). RTG4 high-speed serial block implements hardened XAUI.

MICROSEMI

RTG4™

More

Part#

FPGAs

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

12/21

Revision 8.0

DG0760

712 KB

- The full preview is over. If you want to read the whole 15 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: