O-RAN Central Unit and Distributed Unit
●O-RAN standards define the central unit as the entity responsible for Transport/S1, PDCP andRRC/Control plane processing in an option 2 split configuration. Deployment options range widely from low-end in-building processing with ≤25-50Gbps capacity to scale-out scenarios supporting multiple Tbps aggregate processing.
●The distributed unit is responsible for MAC/RLC and High-PHY processing, implemented as C code on general-purpose (eg Arm) devices. Cost and power are minimized by using optimized(Arm NEON) SIMD kernels and a look-aside accelerator device for forward error correction andDSP processing acceleration.
[ O-RAN ] |
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
Jan 5, 2022 |
|
|
|
|
|
71 KB |
- +1 Like
- Add to Favorites
Recommend
- Renesas RZ/G2M Awarded Arm SystemReady IR 1.1 Certification
- Renesas Will Demonstrate the RA Family of Arm Cortex-M85 based MCUs
- New Epson Wellness SDK Supports Biological Measurement and Activity Tracking on the Head, Upper Arm, Torso, and Legs, as Well as the Wrist
- Renesas to Demonstrate First AI Implementations on the Arm Cortex-M85 Processor Featuring Helium Technology at Embedded World
- Renesas Extends Arm Cortex-Based MCU Family with RA4M3 MCU Group for Industrial and IoT Applications
- Renesas RA6M4: 200 MHz Arm® Cortex®-M33 MCU with 1 MB Code Flash Memory
- Renesas’ New Ultra-High Performance MCUs RA8 Series are Industry’s First Based on Arm Cortex-M85 Processor
- Epson Launches Volume Production of Power-efficient 32-bit Microcontroller with Arm®Cortex® -M0+ Processor
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.