Performance without Compromise: SigmaQuad-IVe™ and SigmaDDR-IVe™SRAMs
●SigmaQuad™ SRAMs
■SigmaQuad SRAMs are synchronous memories with separate read and write data buses. “Quad” refers to their ability to transfer 4 beats of data (2 beats per data bus) in a single clock cycle.
●SigmaDDR™ SRAMs
■SigmaDDR SRAMs are synchronous memories with a common read and write data bus. “DDR” refers to their ability to transfer 2 beats of data on the data bus in a single clock cycle.
●Features
■144Mbit density
■Up to 2.66B transactions per second (in 1333 MHz Quad B2 devices)
■Up to 192Gbps (in 1333 MHz Quad B2/B4 x36 devices)
■On-chip ECC for near-zero Soft Error Rates
■Supports 1.2 V HSTL/SSTL and 1.2 V POD I/O interfaces
■Rock solid signal integrity—high performance 260-pin BGAs
■Free memory controller IP available for several major FPGA platforms—silicon validated and easy licensing
GS81314LQ 、 GS81314PQ 、 GS81314LD 、 GS81314PD 、 GS81314LT 、 GS81314PT |
|
SigmaQuad-IVe SRAMs 、 SigmaDDR-IVe SRAMs 、 highest performance synchronous memories |
|
Supplier and Product Introduction |
|
|
|
Please see the document for details |
|
|
|
|
|
BGAs |
|
English Chinese Chinese and English Japanese |
|
2015/9/30 |
|
|
|
|
|
1.1 MB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.