GD9Fx1GxF2A DATASHEET

2022-02-25
■GENERAL DESCRIPTION
●GigaDevice GD9Fx1G8F2A and GD9Fx1G6F2A are 1Gbit with spare 64Mbit capacity. A program operation can be performed in typical tPROG on the 2176-byte page and an erase operation can be performed in typical tBERS on a 128K+8K-bytesblock. Data in the data page can be read out at tRC cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. GD9Fx1G8F2A and GD9Fx1G6F2A′s provide extended reliability of 100K program/erase cycles with ECC (Error Correcting Code).

GigaDevice

GD9Fx1GxF2AGD9FU1G8F2AMGGD9FU1G6F2AMGGD9FU1G8F2ALGGD9FU1G6F2ALGGD9FU1G8F2ADGGD9FU1G6F2ADGGD9FS1G8F2AMGGD9FS1G6F2AMGGD9FS1G8F2ALGGD9FS1G6F2ALGGD9FS1G8F2ADGGD9FS1G6F2ADGGD9FU1G8F2AMGI

More

Part#

Parallel NAND Flash Memory

More

More

Datasheet

More

More

Please see the document for details

More

More

TSOP(I)-48;FBGA-63;FBGA-48;TSOPI-48

English Chinese Chinese and English Japanese

2021-11-01

Version 2.8

3.7 MB

- The full preview is over. If you want to read the whole 57 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: