AS4C128M8D1-6TIN
DDR DRAM organized as 4 banks x 32Mbit x 8. The
AS4C128M8D1-6TIN achieves high speed data
transfer rates by employing a chip architecture that
pre-fetches multiple bits and then synchronizes
the output data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A
sequential and gapless data rate is possible
depending on burst length, CAS latency and speed
grade of the device.
|
|
Datasheet |
|
Halogen Free 、 JEDEC 、 Pb Free |
|
Please see the document for details |
|
Industrial |
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
Dec. 2016 |
|
Rev 1.0 |
|
|
|
2.2 MB |
- +1 Like
- Add to Favorites
Recommend
- Alliance Memory Introduced 1Gb High-Speed CMOS DDR SDRAM AS4C128M8D1-6TIN in 128M x 8 Configuration
- Alliance Memory Expanded Lineup of High-Speed CMOS DDR4 SDRAMs AS4C1G8D4 and AS4C512M16D4 With 8Gb Devices
- Alliance Memory Announced Dual-Die 8Gb DDR3L SDRAMs AS4C1G8D3LA and AS4C512M16D3LA in 78-Ball and 96-Ball FBGA Packages
- Alliance Memory Announces ISO 9001:2015 Recertification
- Alliance Memory Bolsters Product Lineup With 4Gb High-Speed CMOS DDR4 SDRAMs AS4C256M16D4 and AS4C512M8D4
- Alliance Memory Introduced AEC-Q100-Compliant 2Gb DDR3L SDRAMs AS4C128M16D3LC-12BAN and AS4C128M16D3LC-12BANTR
- Alliance Memory AS4C256M16D4 and AS4C512M8D4 4Gb High-Speed CMOS DDR4 SDRAMs offer Low Power Consumption of +1.2V
- Alliance Memory AS4C1G8D4 and AS4C512M16D4: the 8Gb High-Speed CMOS DDR4 SDRAMs with Low Power Consumption of +1.2V
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.