AS4C128M8D1-6TIN

2019-05-15
The AS4C128M8D1-6TIN is a four bank
DDR DRAM organized as 4 banks x 32Mbit x 8. The
AS4C128M8D1-6TIN achieves high speed data
transfer rates by employing a chip architecture that
pre-fetches multiple bits and then synchronizes
the output data to a system clock.
All of the control, address, circuits are synchronized
with the positive edge of an externally supplied clock. I/O
transactions are occurring on both edges of DQS.
Operating the four memory banks in an interleaved
fashion allows random access operation to occur at a
higher rate than is possible with standard DRAMs. A
sequential and gapless data rate is possible
depending on burst length, CAS latency and speed
grade of the device.

Alliance

AS4C128M8D1-6TIN

More

Part#

128Mx8 DDR DRAM

More

More

Datasheet

More

Halogen Free 、 JEDEC 、 Pb Free

More

Please see the document for details

Industrial

More

More

English Chinese Chinese and English Japanese

Dec. 2016

Rev 1.0

2.2 MB

- The full preview is over. If you want to read the whole 57 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: