NB7V52M D Flip Flop, 1.8 V / 2.5 V Differential, with Reset and CML Outputs

2022-02-16
●Multi−Level Inputs w/ Internal Termination
●Description:
■The NB7V52M is a 10 GHz differential D flip−flop with a differential asynchronous Reset. The differential D/D, CLK/CLK and R/R inputs incorporate dual internal 50 Ω termination resistors and will accept LVPECL, CML, LVDS logic levels.
■When Clock transitions from logic Low to High, Data will be transferred to the differential CML outputs. The differential Clock inputs allow the NB7V52M to also be used as a negative edge triggered device.
■The 16 mA differential CML outputs provide matching internal 50 Ω termination and produce 400 mV output swings when externally receiver terminated with a 50 Ω resistor to V-CC.
■The NB7V52M is offered in a low profile 3 mm x 3 mm 16−pin QFN package. The NB7V52M is a member of the GigaComm™ family of high performance clock products.
●Features:
■Maximum Input Clock Frequency > 10 GHz
■Maximum Input Data Rate > 10 Gb/s
■Random Clock Jitter < 0.8 ps RMS, Max
■200 ps Typical Propagation Delay
■35 ps Typical Rise and Fall Times
■Differential CML Outputs, 400 mV Peak−to−Peak, Typical
■Operating Range: V-CC = 1.71 V to 2.625 V with V-EE = 0 V
■Internal 50 Ω Input Termination Resistors
■QFN−16 Package, 3mm x 3mm
■−40°C to +85°C Ambient Operating Temperature
■These are Pb−Free Devices

ON Semiconductor

NB7V52MNB7V52MMNGNB7V52MMNHTBGNB7V52MMNTXG

More

Part#

D Flip Flop

More

More

Datasheet

More

More

Please see the document for details

More

More

QFN−16

English Chinese Chinese and English Japanese

July, 2014

Rev. 4

NB7V52M/D

189 KB

- The full preview is over. If you want to read the whole 11 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: