CORDIC IP Core -Lattice Radiant Software User Guide

2022-02-14
●Introduction
■This user's guide provides a description of Lattice's Coordinate Rotation Digital Computer (CORDIC) IP core. The CORDIC IP Core is configurable and supports several functions,including rotation, translation, sin and cos, and arctan. Two architecture configurations are supported for the arithmetic unit: parallel, in which the output data is calculated in a single clock cycle, and word-serial, in which the output data is calculated over multiple clock cycles. The input and output data widths and computation iterative numbers are configurable over a wide range of values. The IP core uses full precision arithmetic internally while supporting variable output precision and several choices of rounding algorithms.
■This design is implemented in Verilog. It can be targeted to CrossLink™-NX and Certus™-NX FPGA devices and implemented using the Lattice Radiant® software Place and Route tool integrated with the Synplify Pro® synthesis tool.
●Features
■The key features of CORDIC IP Core include:
▲Functional configurations
◆Vector rotation (Polar to rectangular)
◆Vector translation (Rectangular to Polar)
◆Sin and Cos
◆Arctan
▲Input data widths from 8 to 32 bits
▲Iterative number from 4 to 32
▲Optional pre-rotation module
▲Optional amplitude compensation scaling module to compensate for CORDIC algorithm's output amplitude scale factor
▲Selectable rounding : Truncation, Rounding Up, Rounding away from zero, Convergent Rounding
▲Parallel architectural configuration for high throughput
▲Word serial architectural configuration for small area
▲Signed 2's complement data
▲Optional control signals: ce_i and sr_i
▲Full precision arithmetic

Lattice

CORDIC-CNX-UCORDIC-CNX-UTCORDIC-CTNX-UCORDIC-CTNX-UTCrossLink-NXCertus-NXLIFCL-40LIFCL-17LFD2NX-40LIFCL-40-9BG400ILFD2NX-40-9BG256I

More

Part#

Design SoftwareFPGA

More

More

User's Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

October 2020

Revision 1.0

FPGA-IPUG-02136-1.0

1.1 MB

- The full preview is over. If you want to read the whole 31 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: