Edge Detection in AT6000 FPGAs

2021-11-29
●Introduction
■Edge detection is of fundamental impor-tance in image analysis. Edges charac-terize object boundaries, and are thereby very useful for registration, seg-mentation, and identification of objects in images. For example, an edge detector is commonly found in such applications as contour mapping and target recogni-tion. Similar to some digital signal pro-cessing algorithms, edge detection involves two-dimensional convolution, a compute-intensive multiply-add opera-tion. Numerous solutions such as pow-ers-of-2s [1] and vector multipliers have been proposed to alternatively manipu-late the multiply-add operation. In this paper, we will present a reference design of a fully pipelined bit-parallel edge detection circuit that, with a careful choice of convolver masks, utilizes only pipelined adders and fits into one Atmel AT6010 FPGA. We will also discuss how CacheLogic® optimizes performance of an edge detector operating on real-time video at run-time.

MICROCHIP

AT6000 FPGAs

More

Part#

Edge Detection

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

2021/05/19

Rev. 0771A

109 KB

- The full preview is over. If you want to read the whole 5 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: