TLB Translation Setup for MPC603e and MPC755 Microprocessors
●Introduction:
■TLBs are the on-chip “caches” for page table entries for classic PowerPC memory management units (MMUs). On processors that support software table searching and on-chip TLBs, you can set up the TLBs indirectly and use them as extra BATs without the need to set up page tables in memory. The source code works exclusively on the MPC755 and MPC603e (with modifications discussed in the comments). On processors with software table searching enabled, after a TLB miss exception is taken, the interrupt handler can load a TLB entry for the offending address by executing a tlbld (or tlbli) instruction. For MPC603e and MPC755 processors, the TLB entry information that is loaded is contained in IMISS/DMISS, ICMP/DCMP, and RPA registers. This application note describes how you can load the on-chip TLBs by using these registers as conduits of information with some restrictions (see Section5, “Limitations”).
|
|
|
|
Application note & Design Guide |
|
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
|
5/2006 |
|
|
Rev. 1 |
|
|
AN2795 |
|
|
563 KB |
- +1 Like
- Add to Favorites
Recommend
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
