3.0V Standard Cell for TSMC 40nm LP

PublishTime：2020-11-25

The Renesas 3.0V Standard Cell is useful library for low leak macro of TSMC 40nm LP process. It's suitable for low-speed and low leak macro development.
Key Features:
●3.0VTr-cell is Low Leak very smaller than Core-Cells (0.16pA @2NAND)
●Gate Delay: 180ps@2NAND@Slow Condition
●Technology is TSMC 40nm LP.
●Electrical characteristic

Brand of Product：	Renesas
Part#：
Product Category：	More
Application：	More
Data Type：	Datasheet More
Safety & Environment Standards：	More
Operating Temperature：	Please see the document for details
Qualification Grade：	More
Qualification Approval：	More
Package：
Language：	English Chinese Chinese and English Japanese
Date of Creation：	2019.10.24
Version Number：	Rev.1.11
Data Encoding：	R06PM0053EJ0111
Data Size：	218 KB

Data section preview(1pages)

- The full preview is over,the data is 1 pages -

Download

+1 Like
Add to Favorites

Recommend

Selection Guide

More>

Technical Resources

More>

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Integrated Circuits