IDT71V3556 A COMPARISON OF ZERO BUS TURN-AROUND (ZBT) SRAMS AND LATE WRITE SRAMS APPLICATION NOTE
●INTRODUCTION:
■In introducing our new Zero Bus Turn-around (ZBT) SRAMs, we are frequently asked how they compare with Late Write SRAMs from other manufacturers. This application brief highlights the differences.
■Existing synchronous SRAMs are inefficient when read and write accesses are alternated. The ubiquitous pipelined burst SRAM (PBSRAM) has two idle clock cycles when a read follows a write. Best case bus efficiency is only 50% for alternating reads and writes. ZBT and Late Write both address this inefficiency but only ZBT totally eliminates idle cycles on the bus.
|
|
Application note & Design Guide |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
2020/04/05 |
|
|
|
AN-204 |
|
212 KB |
- +1 Like
- Add to Favorites
Recommend
- IDT Offers Leading Wireless Power Solutions at Heart of New Samsung Galaxy Smartphones
- Renesas offers the next generation MRAM by utilizing a new proprietary technology called perpendicular Magnetic-Tunnel-Junction STT
- Renesas Expands its Field in the Internet of Things and Industrial through Several Acquisitions
- Renesas Faces the Trend of CASE and PACE with Broad Product Portfolio and Extensive Services
- Renesas, One of the World‘s Top Ten Semiconductor Chip Suppliers, Signs an Authorized Distributor Agreement with Sekorm
- Renesas DSP Solution on Renesas Lab on the Cloud, Input Analog Signals Directly From A Signal Generator To The Rx231 Microcontroller Evaluation Board
- Renesas Completes Acquisition of Dialog Semiconductor
- Renesas Announces 10 New Winning Combinations Integrating Celeno and Renesas Products
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.