IDT71V3556 A COMPARISON OF ZERO BUS TURN-AROUND (ZBT) SRAMS AND LATE WRITE SRAMS APPLICATION NOTE

2022-04-22

●INTRODUCTION:
■In introducing our new Zero Bus Turn-around (ZBT) SRAMs, we are frequently asked how they compare with Late Write SRAMs from other manufacturers. This application brief highlights the differences.
■Existing synchronous SRAMs are inefficient when read and write accesses are alternated. The ubiquitous pipelined burst SRAM (PBSRAM) has two idle clock cycles when a read follows a write. Best case bus efficiency is only 50% for alternating reads and writes. ZBT and Late Write both address this inefficiency but only ZBT totally eliminates idle cycles on the bus.

IDT

IDT71V432IDT71V537MCM69LxxxMCM69RxxxIDT71V509

More

Part#

ZERO BUS TURN-AROUND (ZBT) SRAMSLATE WRITE SRAMS

More

More

Application note & Design Guide

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

2020/04/05

AN-204

212 KB

- The full preview is over. If you want to read the whole 4 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: