IDT71V65703 IDT71V65903 256K x 36, 512K x 18 3.3V Synchronous ZBT™ SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs
Address and control signals are applied to the SRAM during oneclock cycle, and on the next clock cycle the associated data cycleoccurs, be it read or write.The IDT71V65703/5903 contain address, data-in and controlsignal registers. The outputs are flow-through (no output dataregister). Output enable is the only asynchronous signal and can beused to disable the outputs at any given time.A Clock Enable (CEN) pin allows operation of the IDT71V65703/5903to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values. There are three chip enable pins (CE1, CE2, CE2) that allow theuser to deselect the device when desired. If any one of these threeis not asserted when ADV/LD is low, no new memory operation canbe initiated. However, any pending data transfers (reads or writes)will be completed. The data bus will tri-state one cycle after the chipis deselected or a write is initiated.The IDT71V65703/5903 have an on-chip burst counter. In the burstmode, the IDT71V65703/5903 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter(ADV/LD = HIGH).The IDT71V65703/5903 SRAMs utilize a high-performance CMOS process and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and a 165fine pitch ball grid array (fBGA).
|
IDT71V65703 、 IDT71V65903 、 XXXXSXXXXXX 、 IDT71V656xx 、 IDT71V658xx 、 71V657 、 71v65703 、 71V659 、 71v65903 、 IDT71V6570375PFGI8 、 IDT71V6570375PFG8 、 IDT71V6590375PFGI8 、 IDT71V6590375PFG8 |
|
|
|
|
|
Datasheet |
|
|
|
|
Please see the document for details |
|
|
Commercial 、 Industrial |
|
|
|
|
|
100 TQFP;119 BGA;165 fBGA;BG119;BQ165 |
|
|
English Chinese Chinese and English Japanese |
|
|
10/16/14 |
|
|
|
|
|
DSC-5298/05 |
|
|
1.3 MB |
- +1 Like
- Add to Favorites
Recommend
- IDT Offers Leading Wireless Power Solutions at Heart of New Samsung Galaxy Smartphones
- Renesas offers the next generation MRAM by utilizing a new proprietary technology called perpendicular Magnetic-Tunnel-Junction STT
- Renesas Expands its Field in the Internet of Things and Industrial through Several Acquisitions
- Renesas Faces the Trend of CASE and PACE with Broad Product Portfolio and Extensive Services
- Renesas, One of the World‘s Top Ten Semiconductor Chip Suppliers, Signs an Authorized Distributor Agreement with Sekorm
- Renesas DSP Solution on Renesas Lab on the Cloud, Input Analog Signals Directly From A Signal Generator To The Rx231 Microcontroller Evaluation Board
- Renesas Completes Acquisition of Dialog Semiconductor
- Renesas Announces 10 New Winning Combinations Integrating Celeno and Renesas Products
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
