ADSP-2171/ADSP-2172/ADSP-2173 DSP Microcomputer
●General Description
■The ADSP-2171, ADSP-2172, and ADSP-2173 are single-chip microcomputers optimized for digital signal processing (DSP) and other high-speed numeric processing applications. The ADSP-2171 and ADSP-2172 are designed for 5.0 V applications. The ADSP-2173 is designed for 3.3 V applications. The ADSP-2172 also has 8K words (24-bit) of program ROM.
■The ADSP-217x combines the ADSP-2100 base architecture (three computational units, data address generators, and a program sequencer) with two serial ports, a host interface port, a programmable timer, extensive interrupt capabilities, and onchip program and data memory.
■In addition, the ADSP-217x supports new instructions, which include bit manipulations–bit set, bit clear, bit toggle, bit test–new ALU constants, new multiplication instruction (x squared), biased rounding, and global interrupt masking, for increased flexibility. The ADSP-217x also has a Bus Grant Hang Logic (BGH) feature.
■The ADSP-217x provides 2K words (24-bit) of program RAM and 2K words (16-bit) of data memory. The ADSP-2172 provides an additional 8K words (24-bit) of program ROM. Powerdown circuitry is also provided to meet the low power needs of battery operated portable equipment. The ADSP-217x is available in 128-pin TQFP and 128-pin PQFP packages.
■Fabricated in a high-speed, double metal, low power, CMOS process, the ADSP-217X operates with a 30 ns instruction cycle time. Every instruction can execute in a single processor cycle.
■The ADSP-217x’s flexible architecture and comprehensive instruction set allow the processor to perform multiple operations in parallel. In one processor cycle the ADSP-217x can:
▲generate the next program address
▲fetch the next instruction
▲perform one or two data moves
▲update one or two data address pointers
▲perform a computational operation
▲This takes place while the processor continues to:
▲receive and transmit data through the two serial ports
▲receive and/or transmit data through the host interface port
▲decrement timer
ADSP-2171 、 ADSP-2172 、 ADSP-2173 、 ADSP-2171KST-133 、 ADSP-2171BST-133 、 ADSP-2171KS-133 、 ADSP-2171BS-133 、 ADSP-2171KST-104 、 ADSP-2171BST-104 、 ADSP-2171KS-104 、 ADSP-2171BS-104 、 ADSP-2173BST-80 、 ADSP-2173BS-80 |
|
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
128-Lead TQFP;128-Lead PQFP |
|
English Chinese Chinese and English Japanese |
|
2019/04/02 |
|
REV.A |
|
C1984a–6–11/95 |
|
2.1 MB |
- +1 Like
- Add to Favorites
Recommend
- EPC GaN FETs Deliver Benchmark Power Density and Efficiency for DC/DC Conversion
- Keysight Technologies and Analog Devices Demonstrate Latest O-RAN Technology at Mobile World Congress 2022
- Keysight Signs Memorandum of Understanding with Analog Devices to Advance 6G Technology Design and Development
- SMART Modular Announces the SMART Kestral PCIe Optane Memory Add-in-Card to Enable Memory Expansion and Acceleration
- Bluetooth® 5.3 – What‘s New for IoT Device Makers and Application Developers?
- Should DC-DC Or LDO Be Used?
- GaN Transistor for Several Power Applications
- Cmsemicon, Representing the New Power of China, Won the Domestic Power Device Industry Excellence Award
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.