DDR3 SDRAM Mini-UDIMM MT9JSF25672AKZ – 2GB

2020-04-11
DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules

that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules

use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially

an 8n-prefetch architecture with an interface designed to transfer two data words

per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module

effectively consists of a single 8n-bit-wide, one-clock-cycle data transfer at the internal

DRAM core and eight corresponding n-bit-wide, one-half-clock-cycle data transfers

at the I/O pins.

DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK

and CK# to capture commands, addresses, and control signals. Differential clocks and

data strobes ensure exceptional noise immunity for these signals and provide precise

crossing points to capture input signals.

MICRON

MT9JSF25672AK(I)Z-1G6__MT9JSF25672AK(I)Z-1G4__MT9JSF25672AK(I)Z-1G1__MT9JSF25672AKIZ-1G6MT9JSF25672AKIZ-1G4MT9JSF25672AKIZ-1G1MT9JSF25672AKZ-1G6MT9JSF25672AKZ-1G4MT9JSF25672AKZ-1G1MT9JSF25672AKZ-1G4K1MT9JSF25672AKZ

More

Part#

DDR3 SDRAM Mini-UDIMM

More

More

Datasheet

More

Halogen-free

More

Please see the document for details

Commercial 、 Industrial

More

More

English Chinese Chinese and English Japanese

05/13

Rev. F

591 KB

- The full preview is over. If you want to read the whole 16 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: