ANALOG IP BLOCK LVDS_TX - CMOS LVDS Transmitter DATA SHEET

2022-07-19

The LVDS_TX is a differential line driver designed for applications requiring high data rates. The device supports data rates up to 1Gb/s (500MHz).
The LVDS_TX accepts CMOS input levels and translates them to low voltage (350mV) differential output signals, which provides low EMI even at high frequencies.
With the companion line receiver (LVDS_RX ) it provides a new alternative to high power pseudo-ECL devices for high speed applications.
The LVDS_TX requires the cell TXBIAS for biasing. TXBIAS can drive up to 3 LVDS_TX cells. An external voltage reference must be used.
The LVDS_TX is designed as pad cell and has the same high (y-size) as austriamicrosystems AG standard pad cells with separated substrate.
●FEATURES
■LVDS_TX area: 0.184mm2, LVDS_TX size: x = 533μm y = 345.7μm
■TXBIAS area: 0.08mm2, TXBIAS size: x = 332.4μm y = 239.3μm
■3.3V ±10% supply voltage
■±350mV differential signaling
■1Gb/s maximum transmission speed
■800ps maximum propagation delay
■Power dissipation 33mW at 3.3V, static, without TXBIAS
■Junction temperature –40 - 125°C
■Compatible with IEEE 1596.3 SCI LVDS standard
■Internal 100Ω termination resistor
■High capacitive loads driving capability: 10pF @ 1Gb/s
■Power down mode

ams AG

LVDS_TX

More

Part#

CMOS LVDS Transmitter

More

More

Datasheet

More

More

Please see the document for details

More

More

English Chinese Chinese and English Japanese

08.01.2004

Revision D

594 KB

- The full preview is over. If you want to read the whole 7 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: