ANALOG IP BLOCK LVDS_TX - CMOS LVDS Transmitter DATA SHEET
The LVDS_TX is a differential line driver designed for applications requiring high data rates. The device supports data rates up to 1Gb/s (500MHz).
The LVDS_TX accepts CMOS input levels and translates them to low voltage (350mV) differential output signals, which provides low EMI even at high frequencies.
With the companion line receiver (LVDS_RX ) it provides a new alternative to high power pseudo-ECL devices for high speed applications.
The LVDS_TX requires the cell TXBIAS for biasing. TXBIAS can drive up to 3 LVDS_TX cells. An external voltage reference must be used.
The LVDS_TX is designed as pad cell and has the same high (y-size) as austriamicrosystems AG standard pad cells with separated substrate.
●FEATURES
■LVDS_TX area: 0.184mm2, LVDS_TX size: x = 533μm y = 345.7μm
■TXBIAS area: 0.08mm2, TXBIAS size: x = 332.4μm y = 239.3μm
■3.3V ±10% supply voltage
■±350mV differential signaling
■1Gb/s maximum transmission speed
■800ps maximum propagation delay
■Power dissipation 33mW at 3.3V, static, without TXBIAS
■Junction temperature –40 - 125°C
■Compatible with IEEE 1596.3 SCI LVDS standard
■Internal 100Ω termination resistor
■High capacitive loads driving capability: 10pF @ 1Gb/s
■Power down mode
|
|
Datasheet |
|
|
|
Please see the document for details |
|
|
|
|
|
|
|
English Chinese Chinese and English Japanese |
|
08.01.2004 |
|
Revision D |
|
|
|
594 KB |
- +1 Like
- Add to Favorites
Recommend
- Energous and ams OSRAM Collaborate to Develop Wirelessly Powered Solutions for Agricultural Sensor Applications
- Epson Announces the Development of Unique Wide-Amplitude LVDS Output, Offering Lower Current Consumption
- Yint offers a LVDS (Low Voltage Differential Signaling) Interface Protection Scheme Based on Protection Device ESD0524P
- TE Connectivity Acquires ERNI Group AG
- IMS High Speed Data (HSD) Interconnection Enables Excellent Data Transmission via LVDS
- YXC Programmable Differential Oscillator, Featuring a Frequency of 125MHz and LVDS Output, is Designed for Use in Urine Analyzers
- Low-dropout Linear Regulator Au8011A with a Low Dropout of 75mV max at 1A and Input Voltage Range from 1.1V to 6.5V
- Empowering Innovation, Cologne Chip FPGA Solution: Ideal for Seamless Integration in Projects of Every Scale, from small to High-Volume Applications
All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.