Why Is JEDEC’s Maximum Requirement Of 30KV?
JEDEC requires a maximum of 30KV because this is a common electrostatic discharge (ESD) voltage limit.
ESD is an electrostatic discharge that occurs between two objects and can damage electronic equipment or cause data loss. Therefore, in order to ensure the reliability and stability of the equipment, JEDEC established an electrostatic discharge standard of 30KV. This standard is based on actual testing and experience to ensure that the equipment is not affected by unacceptable electrostatic discharge during normal operation and use.
Fig.1
JE has developed several standards for electrostatic discharge (ESD) of electronic chips, mainly including the following standard numbers:
1. JEDEC JESD22-A114: This standard specifies the testing of integrated circuits (ICs) and components against the Human Body Model (HBM) ESD methods and requirements.
2. JEDEC JESD22-A115: This standard specifies the test methods and requirements for ICs and components for Diffusion Model (CDM) ESD.
3. JEDEC JESD22-C101: This standard specifies the test methods and requirements for ICs and components for system-level model (MM) ESD.
These standards define the conditions, equipment, and test procedures for ESD testing to ensure that chips can operate safely under ESD events. Each standard specifies different test methods and test parameters for different ESD voltage models.
- +1 Like
- Add to Favorites
Recommend
This document is provided by Sekorm Platform for VIP exclusive service. The copyright is owned by Sekorm. Without authorization, any medias, websites or individual are not allowed to reprint. When authorizing the reprint, the link of www.sekorm.com must be indicated.
Integrated Circuits
Discrete Components
Connectors & Structural Components
Assembly UnitModules & Accessories
Power Supplies & Power Modules
Electronic Materials
Instrumentation & Test Kit
Electrical Tools & Materials
Mechatronics
Processing & Customization
