256Mb DDR SDRAM HY5DU56822E(L)FP-xI HY5DU561622E(L)FP-xI

2022-09-09

●The HY5DU56822E(L)FP, and HY5DU561622E(L)FP are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.
This Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.
●FEATURES
■VDD, VDDQ = 2.5V ± 0.2V for DDR200, 266, 333
▲VDD, VDDQ = 2.6V +0.1V / -0.2V for DDR400
■All inputs and outputs are compatible with SSTL_2 interface
■Fully differential clock inputs (CK, /CK) operation
■Double data rate interface
■Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
■x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O
■Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
■On chip DLL align DQ and DQS transition with CK transition
■DM mask write data-in at the both rising and falling edges of the data strobe
■All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
■Programmable CAS latency 2/2.5 (DDR200, 266, 333) and 3 (DDR400) supported
■Programmable burst length 2/4/8 with both sequential and interleave mode
■Internal four bank operations with single pulsed/RAS
■Auto refresh and self refresh supported
■tRAS lock out function supported
■8192 refresh cycles / 64ms
■60 Ball FBGA Package Type
■Full and Half strength driver option controlled by EMRS
■Lead free (*ROHS Compliant)
■Industrial temperature supported: -40 to 85 ℃

SK HYNIX

HY5DU56822E(L)FP-xIHY5DU561622E(L)FP-xIHY5DU56822E(L)F-x*IHY5DU561622E(L)F-x*I

More

Part#

DDR SDRAMCMOS Double Data Rate(DDR) Synchronous DRAM

More

More

Datasheet

More

More

Please see the document for details

More

More

60 Ball FBGA

English Chinese Chinese and English Japanese

June 2006

Rev. 1.1

772 KB

- The full preview is over. If you want to read the whole 29 page document,please Sign in/Register -
  • +1 Like
  • Add to Favorites

Recommend

All reproduced articles on this site are for the purpose of conveying more information and clearly indicate the source. If media or individuals who do not want to be reproduced can contact us, which will be deleted.

Contact Us

Email: